

Level 2, 50 Kings Park Road, West Perth WA 6005 PO Box 271, West Perth WA 6872

+61 8 6377 8043 | david@4dsmemory.com | www.4dsmemory.com

ASX RELEASE

15 January 2025

4DS SUCCESSFULLY COMPLETES FIFTH PLATFORM LOT

Key Highlights:

- 4DS successfully completes testing and characterization of the Fifth Platform Lot
- Characterization of the Fifth Platform Lot de-risks the manufacture of the 20nm memory cell array incorporated in the Sixth Platform Lot
- The Sixth Platform Lot will scale the 4DS memory cell array from 60nm cells to 20nm cells (9x smaller) and position the 4DS ReRAM technology as a potential generational memory

Further to the announcement on 17 December 2024, 4DS Memory Limited has now successfully completed characterization and testing of the Fifth Platform Lot. The Company and the imec engineering team will now focus on the manufacture of the Sixth Platform Lot 20nm memory cell array.

The purpose of the Fifth Platform Lot was to optimize the construction process of memory cell arrays to de-risk the manufacturing of the first 4DS 20nm memory cell array incorporated in the Sixth Platform Lot.

Using the proven cell size of 60nm array (demonstrated in the Fourth Platform Lot), the Fifth Platform Lot sought to uncover any processing issues that could arise when adjusting the memory cell stack necessary for successful construction of the 20nm memory cell array in the Sixth Platform Lot.

After extensive electrical testing including chemical and physical cross-sectional analysis, key areas of optimisation were identified and shared with the imec engineering team working on the Sixth Platform Lot.

The key process learnings from the Fifth Platform Lot that are necessary for scaling of the memory cell array from 60nm cells to 20nm cells (9 times smaller in area) and that are now in the process of being implemented to the Sixth Platform Lot are:

- Memory cell array patterning and etching: new process tuning modifications for the construction of 20nm cells.
- Memory stack adjustment: the advanced memory stacks which are necessary for the construction of 20nm cells have shown functionality and which de-risks the Sixth Platform Lot with similar memory cell stack constructions.
- Memory array process integration: the best options of the post-patterning backend processes of the advanced memory cells were selected and implemented to the Sixth Platform Lot.

These new learnings and optimizations from the Fifth Platform Lot are critically important for the successful processing of 4DS's first 20nm memory cell array in the Sixth Platform Lot, expected to be manufactured and analysed in 1H 2025. If the Company is successful in scaling from a 60nm memory cell to 20nm memory cell array, then the Sixth Platform Lot will position 4DS' area-based Interface Switching ReRAM technology as a potential generational memory.

4DS Interactive Investor Hub

If you have any questions on this announcement or any past 4DS announcements, check out our Investor Hub. Like, comment, ask a question and view video summaries on important announcements. Shareholders can link through to the Investor Hub via: announcements.4dsmemory.com

Authorised for release by the Board.

ENDS





Level 2, 50 Kings Park Road, West Perth WA 6005 PO Box 271, West Perth WA 6872

+61 8 6377 8043 | david@4dsmemory.com | www.4dsmemory.com

Contact information

Investors: David McAuliffe

4DS Memory

Executive Chairman +61 408 994 313

david@4dsmemory.com

About 4DS

4DS Memory Limited (ASX: 4DS), with facilities located in Silicon Valley, is a semiconductor technology company bringing high bandwidth, high endurance, persistent non-volatile memory to advanced CMOS process nodes. Its technology, known as Interface Switching ReRAM, features tunable persistence and low energy per bit for today's most challenging compute intensive and AI processor applications. Established in 2007, 4DS owns a patented IP portfolio, comprising 34 USA patents, and is the first company to develop PCMO ReRAM, on an advanced CMOS processing node. 4DS has three important industry relationships; a development agreement with Belgium based imec, a world leading research and innovation hub in nano electronics and digital technologies; a design agreement with Infineon Technologies AG, Germany's largest semiconductor manufacturer and one of the ten largest semiconductor manufacturers worldwide; and a joint development agreement with Western Digital subsidiary HGST, a global leader in storage solutions.

For more information, please visit www.4dsmemory.com.

Disclaimer

This release contains certain forward-looking statements that are based on the Company's management's beliefs, assumptions and expectations and on information currently available to management. Such forward looking statements involve known and unknown risks, uncertainties, and other factors which may cause the actual results or performance of 4DS to be materially different from the results or performance expressed or implied by such forward looking statements. Such forward looking statements are based on numerous assumptions regarding the Company's present and future business strategies and the political and economic environment in which 4DS will operate in the future, which are subject to change without notice. Past performance is not necessarily a guide to future performance and no representation or warranty is made as to the likelihood of achievement or reasonableness of any forward-looking statements or other forecast. To the full extent permitted by law, 4DS and its directors, officers, employees, advisers, agents and intermediaries disclaim any obligation or undertaking to release any updates or revisions to information to reflect any change in any of the information contained in this release (including, but not limited to, any assumptions or expectations set out in the release).

You should not place undue reliance on these forward- looking statements. Except as required by law or regulation (including the ASX Listing Rules) we undertake no obligation to update these forward- looking statements.